Difference between revisions of "Template:Intel processors"
Jump to navigation
Jump to search
Template documentation
imported>Vossanova (add Core M list) |
(Bold revert bait: reorganize Microarchitectures lists horizontally to use much less vertical space. Nothing deleted, so I'm risking doing it to the live version.) |
||
Line 184: | Line 184: | ||
|list6 = {{Navbox|subgroup | |list6 = {{Navbox|subgroup | ||
|title = [[List of Intel CPU microarchitectures|Microarchitectures]] | |title = [[List of Intel CPU microarchitectures|Microarchitectures]] | ||
− | |||
− | | | + | |state = {{{state<includeonly>|autocollapse</includeonly>}}} |groupstyle = width:12em |
− | + | |liststyle = width:auto | |
− | + | |group1 = [[P5 (microarchitecture)|P5]] | |
− | + | |list1 = | |
− | + | ;[[800 nanometer|800 nm]] | |
− | + | :[[P5 (microprocessor)|P5]] | |
− | + | ;[[600 nanometer|600 nm]] | |
− | + | :[[P54C (microprocessor)|P54C]] | |
− | + | ;[[350 nanometer|350 nm]] | |
− | + | :[[P54CS (microprocessor)|P54CS]] | |
− | + | :[[P55C (microprocessor)|P55C]] | |
− | + | ;[[250 nanometer|250 nm]] | |
− | + | :[[Tillamook (microprocessor)|Tillamook]] | |
− | + | |group2 = [[P6 (microarchitecture)|P6]] / [[P6 (microarchitecture)#P6 Variant Pentium M|Pentium M]] /<br/>[[P6 (microarchitecture)#P6 Variant Enhanced Pentium M|Enhanced Pentium M]]<br/> | |
− | + | |list2 = | |
− | + | ;500 [[nanometre|nm]] | |
− | + | :[[Pentium Pro|P6]] | |
− | + | ;350 nm | |
− | + | :[[Pentium Pro|P6]] | |
− | + | :[[Klamath (microprocessor)|Klamath]] | |
− | + | ;250 nm | |
− | + | :[[Mendocino (microprocessor)|Mendocino]] | |
− | + | :[[Dixon (microprocessor)|Dixon]] | |
− | + | :[[Tonga (microprocessor)|Tonga]] | |
− | + | :[[Covington (microprocessor)|Covington]] | |
− | + | :[[Deschutes (microprocessor)|Deschutes]] | |
− | + | :[[Katmai (microprocessor)|Katmai]] | |
− | + | :[[Drake (microprocessor)|Drake]] | |
− | + | :[[Tanner (microprocessor)|Tanner]] | |
− | + | ;[[180 nanometer|180 nm]] | |
− | + | :[[Coppermine (microprocessor)|Coppermine]] | |
− | + | :[[Coppermine T (microprocessor)|Coppermine T]] | |
− | + | :[[Intel Timna|Timna]] | |
− | + | :[[Cascades (microprocessor)|Cascades]] | |
− | + | ;[[130 nanometer|130 nm]] | |
− | + | :[[Tualatin (microprocessor)|Tualatin]] | |
− | + | :[[Banias (microprocessor)|Banias]] | |
− | + | ;[[90 nanometer|90 nm]] | |
− | + | :[[Dothan (microprocessor)|Dothan]] | |
− | + | :[[Stealey (microprocessor)|Stealey]] | |
− | + | :[[Tolapai]] | |
− | + | :[[Canmore (SoC)|Canmore]] | |
− | + | ;[[65 nanometer|65 nm]] | |
− | + | :[[Yonah (microprocessor)|Yonah]] | |
− | + | :[[Sossaman (microprocessor)|Sossaman]] | |
− | + | |group3 = [[NetBurst (microarchitecture)|NetBurst]] | |
− | + | |list3 = | |
− | + | ;180 nm | |
− | + | :[[Pentium 4#Willamette|Willamette]] | |
− | + | :[[Xeon#Foster|Foster]] | |
− | + | ;130 nm | |
− | + | :[[Pentium 4#Northwood|Northwood]] | |
− | + | :[[Pentium 4#Gallatin (Extreme Edition)|Gallatin]] | |
− | + | :[[Xeon#Prestonia|Prestonia]] | |
− | + | ;90 nm | |
− | + | :[[Tejas and Jayhawk]] | |
− | + | :[[Pentium 4#Prescott|Prescott]] | |
− | + | :[[Pentium D#Smithfield|Smithfield]] | |
− | + | :[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Nocona]] | |
− | + | :[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Irwindale]] | |
− | + | :[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Cranford]] | |
− | + | :[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Potomac]] | |
− | + | :[[Xeon#"Paxville DP"|Paxville]] | |
− | + | ;65 nm | |
− | + | :[[Pentium 4#Cedar Mill|Cedar Mill]] | |
− | + | :[[Pentium D#Presler|Presler]] | |
− | + | :[[Xeon#5000-series "Dempsey"|Dempsey]] | |
− | + | :[[Xeon#7100-series "Tulsa"|Tulsa]] | |
− | + | |group4 = [[Intel Core (microarchitecture)|Core]] / [[Penryn (microarchitecture)|Penryn]] | |
− | + | |list4 = | |
− | + | ;65 nm | |
− | + | :[[Merom (microprocessor)#Merom-L|Merom-L]] | |
− | + | :[[Merom (microprocessor)|Merom]] | |
− | | | + | :[[Conroe (microprocessor)#Conroe-L|Conroe-L]] |
− | + | :[[Conroe (microprocessor)#Allendale|Allendale]] | |
− | + | :[[Conroe (microprocessor)|Conroe]] | |
− | + | :[[Kentsfield (microprocessor)|Kentsfield]] | |
− | + | :[[Woodcrest (microprocessor)|Woodcrest]] | |
− | + | :[[Clovertown (microprocessor)|Clovertown]] | |
− | + | :[[Tigerton (microprocessor)|Tigerton]] | |
− | + | ;[[45 nanometer|45 nm]] | |
− | + | :[[Penryn (microprocessor)|Penryn]] | |
− | + | :[[Penryn (microprocessor)#Penryn-QC|Penryn-QC]] | |
− | + | :[[Wolfdale (microprocessor)|Wolfdale]] | |
− | + | :[[Yorkfield]] | |
− | + | :[[Wolfdale-DP (microprocessor)|Wolfdale-DP]] | |
− | + | :[[Harpertown (microprocessor)|Harpertown]] | |
− | + | :[[Dunnington (microprocessor)|Dunnington]] | |
− | + | |group5 = [[Bonnell (microarchitecture)|Bonnell / Saltwell]] | |
− | + | |list5 = | |
− | + | ;45 nm | |
− | + | :[[Silverthorne (microprocessor)|Silverthorne]] | |
− | + | :[[Diamondville (microprocessor)|Diamondville]] | |
− | + | :[[Pineview (microprocessor)|Pineview]] | |
− | + | :[[Lincroft (microprocessor)|Lincroft]] | |
− | + | :[[Tunnel Creek (microprocessor)|Tunnel Creek]] | |
− | + | :[[Stellarton (microprocessor)|Stellarton]] | |
− | + | :[[Sodaville (SoC)|Sodaville]] | |
− | + | :[[Groveland (SoC)|Groveland]] | |
− | + | ;[[32 nanometer|32 nm]] | |
− | + | :[[Cedarview (microprocessor)|Cedarview]] | |
− | + | :[[Penwell (SoC)|Penwell]] | |
− | + | :[[Cloverview (SoC)|Cloverview]] | |
− | + | :[[Berryville (SoC)|Berryville]] | |
− | + | :[[Centerton (SoC)|Centerton]] | |
− | + | |group6 = [[Nehalem (microarchitecture)|Nehalem]] / [[Westmere (microarchitecture)|Westmere]] | |
− | + | |list6 = | |
− | + | ;45 nm | |
− | + | :[[Clarksfield (microprocessor)|Clarksfield]] | |
− | + | :[[Lynnfield (microprocessor)|Lynnfield]] | |
− | + | :[[Xeon#C3500/C5500-series "Jasper Forest"|Jasper Forest]] | |
− | + | :[[Bloomfield (microprocessor)|Bloomfield]] | |
− | + | :[[Xeon#5500-series "Gainestown"|Gainestown (Nehalem-EP)]] | |
− | + | :[[Xeon#6500/7500-series "Beckton"|Beckton (Nehalem-EX)]] | |
− | + | ;32 nm | |
− | + | :[[Arrandale]] | |
− | + | :[[Clarkdale (microprocessor)|Clarkdale]] | |
− | + | :[[Gulftown|Gulftown (Westmere-EP)]] | |
− | + | :[[Nehalem (microarchitecture)#Westmere|Westmere-EX]] | |
− | + | |group7 = [[Sandy Bridge]] / [[Ivy Bridge (microarchitecture)|Ivy Bridge]] | |
− | + | |list7 = | |
− | + | ;32 nm | |
− | + | :[[Sandy Bridge]] | |
− | + | :[[Sandy Bridge-E]] | |
− | + | :Gladden | |
− | + | ;[[22 nanometer|22 nm]] | |
− | + | :[[Ivy Bridge (microarchitecture)|Ivy Bridge]] | |
− | + | :Ivy Bridge-EP | |
− | + | :Ivy Bridge-EX | |
− | + | |group8 = [[Haswell (microarchitecture)|Haswell]] / [[Broadwell (microarchitecture)|Broadwell]] | |
− | + | |list8 = | |
− | + | ;22 nm | |
− | + | :[[Haswell (microarchitecture)|Haswell]] | |
− | + | ;[[14 nanometer|14 nm]] | |
− | + | :[[Broadwell (microarchitecture)|Broadwell]] | |
− | + | |group9 = [[Silvermont|Silvermont / Airmont]] | |
− | | | + | |list9 = |
− | + | ;22 nm | |
− | + | :Valleyview | |
− | + | :Tangier | |
− | + | :Anniedale | |
− | + | ;14 nm | |
− | + | :Cherryview | |
− | + | |group10 = Future | |
− | + | |group10style = background-color: #E6E6E6 | |
− | + | |list10 = Future | |
− | + | |list10 = {{Navbox|subgroup | |
− | + | |group1 = [[Skylake (microarchitecture)|Skylake]] / [[Cannonlake]] | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|list1 = | |list1 = | ||
− | + | ;14 nm | |
− | + | :[[Skylake (microarchitecture)|Skylake]] | |
− | + | ;[[10 nanometer|10 nm]] | |
− | + | :[[Cannonlake]] | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
<!--*[[Larrabee (microarchitecture)|Larrabee]]--> | <!--*[[Larrabee (microarchitecture)|Larrabee]]--> | ||
Revision as of 14:07, 4 December 2014

Initial visibility: currently defaults to autocollapse
To set this template's initial visibility, the |state=
parameter may be used:
|state=collapsed
:{{Intel processors|state=collapsed}}
to show the template collapsed, i.e., hidden apart from its title bar|state=expanded
:{{Intel processors|state=expanded}}
to show the template expanded, i.e., fully visible|state=autocollapse
:{{Intel processors|state=autocollapse}}
If the |state=
parameter in the template on this page is not set, the template's initial visibility is taken from the |default=
parameter in the Collapsible option template. For the template on this page, that currently evaluates to autocollapse
.
See also
- {{Cpulist}}
- {{Intel technology}}
- {{Intel software}}
- {{Intel processor roadmap}}
- {{Intel CPU sockets}}
- {{Intel controllers}}
Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Subpages of this template. |