Difference between revisions of "Template:Intel processors"
Jump to navigation
Jump to search
Template documentation
imported>Vossanova (consolidate Microarchitectures section (see discussion), added Roadmaps under Related) |
|||
| Line 169: | Line 169: | ||
|list1 = | |list1 = | ||
| − | |||
*[[List of Intel chipsets|Chipsets]] | *[[List of Intel chipsets|Chipsets]] | ||
*[[Platform Controller Hub|PCHs]] | *[[Platform Controller Hub|PCHs]] | ||
| Line 185: | Line 184: | ||
|title = [[List of Intel CPU microarchitectures|Microarchitectures]] | |title = [[List of Intel CPU microarchitectures|Microarchitectures]] | ||
|state = plain | |state = plain | ||
| − | |list1 = | + | |
| − | * [[P5 ( | + | |list1 = {{Navbox|subgroup |
| − | * [[P6 (microarchitecture)|P6]] | + | |title = [[P5 (microarchitecture)|P5]] |
| − | + | |state = {{#switch:<includeonly>p5</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | |
| − | * [[NetBurst (microarchitecture)|NetBurst]] | + | |
| − | * [[Intel Core (microarchitecture)|Core]] / [[Penryn (microarchitecture)|Penryn]] | + | |group1 = [[800 nanometer|800 nm]] |
| − | * [[Bonnell (microarchitecture)|Bonnell / Saltwell]] | + | |list1 = |
| − | * [[Nehalem (microarchitecture)|Nehalem]] / [[Westmere (microarchitecture)|Westmere]] | + | *[[P5 (microprocessor)|P5]] |
| − | * [[Sandy Bridge]] / [[Ivy Bridge (microarchitecture)|Ivy Bridge]] | + | |
| − | * [[Haswell (microarchitecture)|Haswell]] / [[Broadwell (microarchitecture)|Broadwell]] | + | |group2 = [[600 nanometer|600 nm]] |
| − | * [[Silvermont|Silvermont / Airmont]] | + | |list2 = |
| − | * [[Skylake (microarchitecture)|Skylake]] / [[Cannonlake]] | + | *[[P54C (microprocessor)|P54C]] |
| + | |||
| + | |group3 = [[350 nanometer|350 nm]] | ||
| + | |list3 = | ||
| + | *[[P54CS (microprocessor)|P54CS]] | ||
| + | *[[P55C (microprocessor)|P55C]] | ||
| + | |||
| + | |group4 = [[250 nanometer|250 nm]] | ||
| + | |list4 = | ||
| + | *[[Tillamook (microprocessor)|Tillamook]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list2 = {{Navbox|subgroup | ||
| + | |title = [[P6 (microarchitecture)|P6]] / [[P6 (microarchitecture)#P6 Variant Pentium M|Pentium M]] / [[P6 (microarchitecture)#P6 Variant Enhanced Pentium M|Enhanced Pentium M]] | ||
| + | |state = {{#switch:<includeonly>p6</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 500 [[nanometre|nm]] | ||
| + | |list1 = | ||
| + | *[[Pentium Pro|P6]] | ||
| + | |||
| + | |group2 = 350 nm | ||
| + | |list2 = | ||
| + | *[[Pentium Pro|P6]] | ||
| + | *[[Klamath (microprocessor)|Klamath]] | ||
| + | |||
| + | |group3 = 250 nm | ||
| + | |list3 = | ||
| + | *[[Mendocino (microprocessor)|Mendocino]] | ||
| + | *[[Dixon (microprocessor)|Dixon]] | ||
| + | *[[Tonga (microprocessor)|Tonga]] | ||
| + | *[[Covington (microprocessor)|Covington]] | ||
| + | *[[Deschutes (microprocessor)|Deschutes]] | ||
| + | *[[Katmai (microprocessor)|Katmai]] | ||
| + | *[[Drake (microprocessor)|Drake]] | ||
| + | *[[Tanner (microprocessor)|Tanner]] | ||
| + | |||
| + | |group4 = [[180 nanometer|180 nm]] | ||
| + | |list4 = | ||
| + | *[[Coppermine (microprocessor)|Coppermine]] | ||
| + | *[[Coppermine T (microprocessor)|Coppermine T]] | ||
| + | *[[Intel Timna|Timna]] | ||
| + | *[[Cascades (microprocessor)|Cascades]] | ||
| + | |||
| + | |group5 = [[130 nanometer|130 nm]] | ||
| + | |list5 = | ||
| + | *[[Tualatin (microprocessor)|Tualatin]] | ||
| + | *[[Banias (microprocessor)|Banias]] | ||
| + | |||
| + | |group6 = [[90 nanometer|90 nm]] | ||
| + | |list6 = | ||
| + | *[[Dothan (microprocessor)|Dothan]] | ||
| + | *[[Stealey (microprocessor)|Stealey]] | ||
| + | *[[Tolapai]] | ||
| + | *[[Canmore (SoC)|Canmore]] | ||
| + | |||
| + | |group7 = [[65 nanometer|65 nm]] | ||
| + | |list7 = | ||
| + | *[[Yonah (microprocessor)|Yonah]] | ||
| + | *[[Sossaman (microprocessor)|Sossaman]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list3 = {{Navbox|subgroup | ||
| + | |title = [[NetBurst (microarchitecture)|NetBurst]] | ||
| + | |state = {{#switch:<includeonly>netburst</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 180 nm | ||
| + | |list1 = | ||
| + | *[[Pentium 4#Willamette|Willamette]] | ||
| + | *[[Xeon#Foster|Foster]] | ||
| + | |||
| + | |group2 = 130 nm | ||
| + | |list2 = | ||
| + | *[[Pentium 4#Northwood|Northwood]] | ||
| + | *[[Pentium 4#Gallatin (Extreme Edition)|Gallatin]] | ||
| + | *[[Xeon#Prestonia|Prestonia]] | ||
| + | |||
| + | |group3 = 90 nm | ||
| + | |list3 = | ||
| + | *[[Tejas and Jayhawk]] | ||
| + | *[[Pentium 4#Prescott|Prescott]] | ||
| + | *[[Pentium D#Smithfield|Smithfield]] | ||
| + | *[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Nocona]] | ||
| + | *[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Irwindale]] | ||
| + | *[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Cranford]] | ||
| + | *[[Xeon#Xeon (DP) & Xeon MP (64-bit)|Potomac]] | ||
| + | *[[Xeon#"Paxville DP"|Paxville]] | ||
| + | |||
| + | |group4 = 65 nm | ||
| + | |list4 = | ||
| + | *[[Pentium 4#Cedar Mill|Cedar Mill]] | ||
| + | *[[Pentium D#Presler|Presler]] | ||
| + | *[[Xeon#5000-series "Dempsey"|Dempsey]] | ||
| + | *[[Xeon#7100-series "Tulsa"|Tulsa]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list4 = {{Navbox|subgroup | ||
| + | |title = [[Intel Core (microarchitecture)|Core]] / [[Penryn (microarchitecture)|Penryn]] | ||
| + | |state = {{#switch:<includeonly>core</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 65 nm | ||
| + | |list1 = | ||
| + | *[[Merom (microprocessor)#Merom-L|Merom-L]] | ||
| + | *[[Merom (microprocessor)|Merom]] | ||
| + | *[[Conroe (microprocessor)#Conroe-L|Conroe-L]] | ||
| + | *[[Conroe (microprocessor)#Allendale|Allendale]] | ||
| + | *[[Conroe (microprocessor)|Conroe]] | ||
| + | *[[Kentsfield (microprocessor)|Kentsfield]] | ||
| + | *[[Woodcrest (microprocessor)|Woodcrest]] | ||
| + | *[[Clovertown (microprocessor)|Clovertown]] | ||
| + | *[[Tigerton (microprocessor)|Tigerton]] | ||
| + | |||
| + | |group2 = [[45 nanometer|45 nm]] | ||
| + | |list2 = | ||
| + | *[[Penryn (microprocessor)|Penryn]] | ||
| + | *[[Penryn (microprocessor)#Penryn-QC|Penryn-QC]] | ||
| + | *[[Wolfdale (microprocessor)|Wolfdale]] | ||
| + | *[[Yorkfield]] | ||
| + | *[[Wolfdale-DP (microprocessor)|Wolfdale-DP]] | ||
| + | *[[Harpertown (microprocessor)|Harpertown]] | ||
| + | *[[Dunnington (microprocessor)|Dunnington]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list5 = {{Navbox|subgroup | ||
| + | |title = [[Bonnell (microarchitecture)|Bonnell / Saltwell]] | ||
| + | |state = {{#switch:<includeonly>bonnell</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 45 nm | ||
| + | |list1 = | ||
| + | *[[Silverthorne (microprocessor)|Silverthorne]] | ||
| + | *[[Diamondville (microprocessor)|Diamondville]] | ||
| + | *[[Pineview (microprocessor)|Pineview]] | ||
| + | *[[Lincroft (microprocessor)|Lincroft]] | ||
| + | *[[Tunnel Creek (microprocessor)|Tunnel Creek]] | ||
| + | *[[Stellarton (microprocessor)|Stellarton]] | ||
| + | *[[Sodaville (SoC)|Sodaville]] | ||
| + | *[[Groveland (SoC)|Groveland]] | ||
| + | |||
| + | |group2 = 32 nm | ||
| + | |list2 = | ||
| + | *[[Cedarview (microprocessor)|Cedarview]] | ||
| + | *[[Penwell (SoC)|Penwell]] | ||
| + | *[[Cloverview (SoC)|Cloverview]] | ||
| + | *[[Berryville (SoC)|Berryville]] | ||
| + | *[[Centerton (SoC)|Centerton]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list6 = {{Navbox|subgroup | ||
| + | |title = [[Nehalem (microarchitecture)|Nehalem]] / [[Westmere (microarchitecture)|Westmere]] | ||
| + | |state = {{#switch:<includeonly>nehalem</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 45 nm | ||
| + | |list1 = | ||
| + | *[[Clarksfield (microprocessor)|Clarksfield]] | ||
| + | *[[Lynnfield (microprocessor)|Lynnfield]] | ||
| + | *[[Xeon#C3500/C5500-series "Jasper Forest"|Jasper Forest]] | ||
| + | *[[Bloomfield (microprocessor)|Bloomfield]] | ||
| + | *[[Xeon#5500-series "Gainestown"|Gainestown (Nehalem-EP)]] | ||
| + | *[[Xeon#6500/7500-series "Beckton"|Beckton (Nehalem-EX)]] | ||
| + | |||
| + | |group2 = [[32 nanometer|32 nm]] | ||
| + | |list2 = | ||
| + | *[[Arrandale]] | ||
| + | *[[Clarkdale (microprocessor)|Clarkdale]] | ||
| + | *[[Gulftown|Gulftown (Westmere-EP)]] | ||
| + | *[[Nehalem (microarchitecture)#Westmere|Westmere-EX]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list7 = {{Navbox|subgroup | ||
| + | |title = [[Sandy Bridge]] / [[Ivy Bridge (microarchitecture)|Ivy Bridge]] | ||
| + | |state = {{#switch:<includeonly>bridge</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 32 nm | ||
| + | |list1 = | ||
| + | *[[Sandy Bridge]] | ||
| + | *[[Sandy Bridge-E]] | ||
| + | *Gladden | ||
| + | |||
| + | |group2 = [[22 nanometer|22 nm]] | ||
| + | |list2 = | ||
| + | *[[Ivy Bridge (microarchitecture)|Ivy Bridge]] | ||
| + | *Ivy Bridge-EP | ||
| + | *Ivy Bridge-EX | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list8 = {{Navbox|subgroup | ||
| + | |title = [[Haswell (microarchitecture)|Haswell]] / [[Broadwell (microarchitecture)|Broadwell]] | ||
| + | |state = {{#switch:<includeonly>haswell</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 22 nm | ||
| + | |list1 = | ||
| + | *[[Haswell (microarchitecture)|Haswell]] | ||
| + | |||
| + | |group2 = [[14 nanometer|14 nm]] | ||
| + | |list2 = | ||
| + | *[[Broadwell (microarchitecture)|Broadwell]] | ||
| + | |||
| + | }} | ||
| + | |||
| + | |list9 = {{Navbox|subgroup | ||
| + | |title = [[Silvermont|Silvermont / Airmont]] | ||
| + | |state = {{#switch:<includeonly>silvermont</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 22 nm | ||
| + | |list1 = | ||
| + | *Valleyview | ||
| + | *Tangier | ||
| + | *Anniedale | ||
| + | |||
| + | |group2 = 14 nm | ||
| + | |list2 = | ||
| + | *Cherryview | ||
| + | |||
| + | }} | ||
| + | |||
| + | |group10 = Future | ||
| + | |list10 = {{Navbox|subgroup | ||
| + | |list1 = {{Navbox|subgroup | ||
| + | |title = [[Skylake (microarchitecture)|Skylake]] / [[Cannonlake]] | ||
| + | |state = {{#switch:<includeonly>skylake</includeonly>|{{{1}}}|{{{2}}}|{{{3}}}|{{{4}}}|{{{5}}}|{{{6}}}|{{{7}}}|{{{8}}}|{{{9}}}|=uncollapse|#default=autocollapse}} | ||
| + | |||
| + | |group1 = 14 nm | ||
| + | |list1 = | ||
| + | *[[Skylake (microarchitecture)|Skylake]] | ||
| + | |||
| + | |group2 = [[10 nanometer|10 nm]] | ||
| + | |list2 = | ||
| + | *[[Cannonlake]] | ||
| + | |||
| + | }} | ||
| + | |||
}} | }} | ||
| + | |||
| + | <!--*[[Larrabee (microarchitecture)|Larrabee]]--> | ||
| + | |||
| + | }} | ||
| + | <!--*[[Larrabee (microarchitecture)|Larrabee]]--> | ||
| + | |||
}}{{main other| {{#if:{{{1|}}}{{{2|}}}{{{3|}}}{{{4|}}}{{{5|}}}{{{6|}}}{{{7|}}}{{{8|}}}{{{9|}}}|[[Category:Intel x86 microprocessors]]|[[Category:Intel microprocessors]]}} | }}{{main other| {{#if:{{{1|}}}{{{2|}}}{{{3|}}}{{{4|}}}{{{5|}}}{{{6|}}}{{{7|}}}{{{8|}}}{{{9|}}}|[[Category:Intel x86 microprocessors]]|[[Category:Intel microprocessors]]}} | ||
}}<noinclude>{{Documentation|content= | }}<noinclude>{{Documentation|content= | ||
Revision as of 11:35, 13 September 2014
Initial visibility: currently defaults to autocollapse
To set this template's initial visibility, the |state= parameter may be used:
|state=collapsed:{{Intel processors|state=collapsed}}to show the template collapsed, i.e., hidden apart from its title bar|state=expanded:{{Intel processors|state=expanded}}to show the template expanded, i.e., fully visible|state=autocollapse:{{Intel processors|state=autocollapse}}
If the |state= parameter in the template on this page is not set, the template's initial visibility is taken from the |default= parameter in the Collapsible option template. For the template on this page, that currently evaluates to autocollapse.
See also
- {{Cpulist}}
- {{Intel technology}}
- {{Intel software}}
- {{Intel processor roadmap}}
- {{Intel CPU sockets}}
- {{Intel controllers}}
| Editors can experiment in this template's sandbox (create | mirror) and testcases (create) pages. Subpages of this template. |